– FPGA region Contains per-cycle scheduler, interrupt latency modeler, and a distributed event queue. Emits deterministic clock edges even under host OS preemption.
Non-intrusive trace buffer (64K frames), real-time watchpoints, and a GDB-compatible RSP server with custom extended commands for hardware breakpoints. emuv10